

Application Note for 7.4" Spectra With G2.1 iTC (MTP LUT)

Description	Interface for the 7.4" Spectra EPD With the G2.1 iTC
Date	2017/10/24
Doc. No.	
Revision	01

4F, No. 28, Chuangye Rd., Tainan Science Park, Tainan City 74144, Taiwan (R.O.C.)

Tel: +886-6-279-5399 Fax: +886-6-270-5857

Rev.: 01 Page: 1 of 22 Date: 2017/10/24



Table of Contents


1.1 Overview 1.2 Panel drawing 1.3 EPD Driving Flow Chart 1.4 SPI Timing Format 1.5 Read MTP data 2 Power on COG driver 3 Initialize COG Driver 3.1 Initial flow chart 3.2 Send image to the EPD 3.3 DC/DC soft-start	4 5
1.3 EPD Driving Flow Chart	5
1.4 SPI Timing Format 1.5 Read MTP data 2 Power on COG driver 3 Initialize COG Driver 3.1 Initial flow chart 3.2 Send image to the EPD. 3.3 DC/DC soft-start.	
1.5 Read MTP data	6
1.5 Read MTP data	_
3 Initialize COG Driver	9
3.1 Initial flow chart	.10
3.2 Send image to the EPD	.11
3.3 DC/DC soft-start	.11
	.13
4 Send updating command	.18
5 Turn-off DC/DC	.19
Revision History	
Glossary of Acronyms	



1 General Description

1.1 Overview


The document introduces how to drive the 7.4" EPD with the new generation driver chip, G2.1. The EPD has embedded the Tcon function. The major control interface of the driver is SPI. The host sends both the setting commands and the display image to driver through the SPI bus.



Rev.: 01 Page: 3 of 22 Date: 2017/10/24



1.2 Panel drawing




Rev.: 01 Page: 4 of 22 Date: 2017/10/24



1.3 EPD Driving Flow Chart

The flowchart below provides an overview of the necessary actions to update the EPD. The steps below refer to the detailed descriptions in the respective sections.



Rev.: 01 Page: 5 of 22 Date: 2017/10/24



1.4 SPI Timing Format

SPI commands are used to communicate between the MCU and the COG Driver. The SPI format used differs from the standard in that two way communications are not used. When setting up the SPI timing, PDI recommends verify both the SPI command format and SPI command timing in this section.

The maximum clock speed of the display is **5MHz**.

Below is a description of the SPI Format:

 $SPI(0xI, 0xD_1, 0xD_2, ..., 0xD_n)$

Where:


I is the Register Index and the length is 1 byte $D_{1\sim n}$ is the Register Data. The Register Data length is variously.

• When SPI sends the Index, the A0 has to pull LOW. When sends the data, the A0 has to pull HIGH. The next page is the detail flow chart.

Rev.: 01 Page: 6 of 22 Date: 2017/10/24




SPI command signals and flowchart:



Rev.: 01 Page: 7 of 22 Date: 2017/10/24



SPI command timing



SPI DATA-IN

Item	Symbol	Min.	Тур.	Max.	Unit	Remark
Clock Cycle Time	t_{cycle}	200	-	-	ns	
Chip Select Setup Time	t _{CSS}	90	-	-	ns	
Chip Select Hold Time	t _{CSH}	90	-	-	ns	
Write Data Setup Time	t _{DSW}	90	-	-	ns	
Write Data Hold Time	t _{DHW}	90	-	-	ns	
A0 Setup Time	t _{ASS}	90	-	-	ns	
A0 Hold Time	t _{AHS}	90	-	-	ns	
Clock Low Time	t _{CLKL}	90	-	-	ns	
Clock High Time	t _{CLKH}	90	-	-	ns	
Rise Time [10% ~ 90%]	t _R	-	-	15	ns	
Fall Time [90% ~ 10%]	t _F	-	-	15	ns	

SPI DATA-OUT (read)

Item	Symbol	Min.	Тур.	Max.	Unit	Remark
Clock Cycle Time	t _{cycle}	600	-	-	ns	
Chip Select Setup Time	t _{CSS}	400	-	-	ns	
Chip Select Hold Time	t _{CSH}	150	-	-	ns	
Read access time	t _{ACCS}	-	-	200	ns	
A0 Setup Time	t _{ASS}	90	-	-	ns	
A0 Hold Time	t _{AHS}	90	-	-	ns	
Clock Low Time	t _{CLKL}	400	-	-	ns	
Clock High Time	t_{CLKH}	150	-	-	ns	
Rise Time [10% ~ 90%]	t _R	-	-	15	ns	
Fall Time [90% ~ 10%]	t _F	-	-	15	ns	


VCC = 2.3 to 3.6V Temp = 0 to +50°C

Rev.: 01 Page: 8 of 22 Date: 2017/10/24



1.5 Read MTP data


The first 80-bytes section of MTP have saved the user-defined data that includes the information of the display and soft-start parameters. The section will introduce how to read out the data through the SPI.



Note: 1. After read enable command is set, SDA must set Hiz, and A0 set high to active read operation

2. When read operation is done, CSB must set high once to quit read operation.

Read operation of 4-Line SPI




Rev.: 01 Page: 9 of 22 Date: 2017/10/24



2 Power on COG driver

This flowchart describes power sequence for driver chip.



Note:

1. Start

Initial State:


VCC/VDD, RESETB, CSB, SDA, SCL = 0

Rev.: 01 Page: 10 of 22 Date: 2017/10/24



3 Initialize COG Driver

3.1 Initial flow chart



Note:

- 1, Start: Follow the end of the power on sequence
- 2. Please refer to section 1.5 to get the 80-bytes of the user-defined.
- 3. Please refer to section 3.2
- 4. MS_SYNC is read from 0x1D of MTP memory
- 5. BVSS is read from 0x1E of MTP memory
- 6. OSC is read from 0x12 of MTP memory

Rev.: 01 Page: 11 of 22 Date: 2017/10/24



7. The data represents the temperature value. The acceptable range of temperature is -40 \sim 87°C and 0.5°C per step. Such as,

-40°C = 0x00, 0°C = 0x50, 25°C = 0x82, 87°C = 0xFE


- 8. TCON is read from 0x0B of MTP memory.
- 9. STV_DIR is read from 0x1C of MTP memory
- 10. DCTL is read from 0x10 of MTP memory
- 11. VCOM is read from 0x11 of MTP memory
- 12. Please refer to section 3.3

Rev.: 01 Page: 12 of 22 Date: 2017/10/24



3.2 Send image to the EPD

This section describes how to send image data into COG which will be displayed on the display.



Note:

- 1, **DUW**: there is 6 bytes' data that are read from $0x16 \sim 0x1B$ of MTP memory.
- 2. **DRFW**: there is 4 bytes' data that are read from 0x0C ~ 0x0F of MTP memory.
- 3. **RAM_RW**: there is 3 bytes' data that are read from 0x13 ~ 0x15 of MTP memory.
- 4. The data of totally have 48,000 bytes, please refer to next page to send the data.


Rev.: 01 Page: 13 of 22 Date: 2017/10/24



Spectra EPD needs to receive both First and Second frame data each updating. The index of the First frame is **0x10** and the Second frame is **0x11**.

Image format

The data of image frame, one bit represents 1 pixel. (e.g. the first byte represents the $1_{st} \sim 8_{th}$ pixels of the first line, the second byte represents the $9_{th} \sim 16_{th}$ pixels of the first line, and so on).






Image data input sequence : Line1:(1,1)>(2,1)>...>(480,1)> Line2:(1,2)>(2,2)>...>(480,2)> : : Line800:>(480,800)

Total: 1 x 480 x 800 = 384,000 bits = 48,000 Bytes

First frame

In this frame, the data "1" represents black color pixel and the data "0" represents both white and red color pixel.

Data	Pixel Color
1	Black
0	White/Red

Second frame

In this frame, the data "1" represents Red color pixel and the data "0" represents both white and black color pixel.

Data	Pixel Color
1 0	Red White/Black

Rev.: 01 Page: 14 of 22 Date: 2017/10/24



3.3 DC/DC soft-start

There are 32-bytes data for describing the sequence of soft-start.

	0/8	1/9	2/10	3/11	4/12	5/13	6/14	7/15	
0x20		1st stage							
0x28	2nd stage								
0x30	3rd stage								
0x38	4th stage								

The sequence totally has 4 stages. Each stage has 8 byte parameters. The bytes of each stage can be interpreted in 2 ways.

Data structure and definition:

	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte
format1	REPEAT/FORMAT	PHL_INI	PHH_INI	PHL_VAR	PHH_VAR	BST_SW_a	BST_SW_b	DELAY
format2	REPEAT/FORMAT	BST_SW_a	BST_SW_b	DELAY_a	DELAY_b	?	?	?

REPEAT/FORMAT:

The times to repeat and the data format used in this stage

The MSB defines the format used in this stage

bit	7	6	5	4	3	2	1	0
REPEAT/FORMAT	Format	Times to repeat						

Format: 1-> bytes are defined as "format1"(see above)

0-> bytes are defined as "format2"(see above)

Example: 0x87 -> format1, repeat 7 times

0x64 -> format2, repeat 100 times

PHL_INI:

Define the initial value of PHL(the first data of the reg.0x51)

PHH_INI:

Define the initial value of PHH(the second data of the reg.0x51)

PHL VAR:

The byte represents the changing value of PHL with each iteration(REPEAT)

PHH_VAR:

The byte represents the changing value of PHH with each iteration(REPEAT)

Both PHL_VAR_n and PHH_VAR_n could be a negative number. The negative number is represented by 2's complement.

Example: -5 equals 0xFB

Rev.: 01 Page: 15 of 22 Date: 2017/10/24



BST_SW_a:

BST_SW setting is the power on/off manager(reg.0x09) at the start of the phase.

BST_SW_b:

BST_SW setting is the power on/off manager(reg.0x09) at the end of the phase.

DELAY:

The delay time at the end of the stage.

bit	7	6	5	4	3	2	1	0
DELAY_r	Scale	Delay time						

Scale: 1 -> the scale of the delay time is msec.

0 -> the scale of the delay time is 10usec.

Example: 0x82 -> delay 2ms

0x02 -> delay 20us

DELAY_a:

Same as "DELAY" but inserted after BST_SW_a


DELAY b:

Same as "DELAY" but inserted after BST_SW_b

Rev.: 01 Page: 16 of 22 Date: 2017/10/24




Following is the flowchart for each "stage",



Rev.: 01 Page: 17 of 22 Date: 2017/10/24



4 Send updating command



Note:


1. Start

Follow the end of the COG initial flow

Rev.: 01 Page: 18 of 22 Date: 2017/10/24



5 Turn-off DC/DC



Note:

- 1. Start
- Follow the end of the send updating command
- 2. VCC/VDD, RESETB, A0, CSB, SCL and SDA
- 3. Finished the all of the steps for update the 7.4" EPD

Rev.: 01 Page: 19 of 22 Date: 2017/10/24



Copyright

Pervasive Displays Incorporated All rights reserved.

This document is the exclusive property of Pervasive Displays Inc. (PDI) and shall not be reproduced or copied or transformed to any other format without prior permission of PDI. (PDI Confidential)

本資料為龍亭新技股份有限公司專有之財產,非經許可,不得複製、翻印或轉變成其他形式使用。

龍亭新技股份有限公司 Pervasive Displays Inc.

4F, No. 28, Chuangye Rd., Tainan Science Park, Tainan City 74144, Taiwan (R.O.C.)

Tel: +886-6-279-5399

http://www.pervasivedisplays.com

Rev.: 01 Page: 20 of 22 Date: 2017/10/24



Revision History

Version	Date	Page (New)	Section	Description
01	2017/10/23			First issue

Rev.: 01 Page: 21 of 22 Date: 2017/10/24



Glossary of Acronyms

EPD Electrophoretic Display (e-Paper Display)

EPD Panel EPD

TCon Timing Controller

FPL Front Plane Laminate (e-Paper Film)

SPI Serial Peripheral Interface

COG Chip on Glass

PDI, PDi Pervasive Displays Incorporated

Rev.: 01 Page: 22 of 22 Date: 2017/10/24