



Application Note

For

Pervasive Displays BWRY 9.7" EPD

Description	Elaborate how to refresh the Pervasive Displays 9.7" EPD
Date	2025/5/14
Doc. No.	
Revision	v01

4F, No. 28, Chuangye Rd., Tainan Science Park, Tainan City 74144, Taiwan (R.O.C.)

Tel: +886-6-279-5399 Fax: +886-6-270-5857

Rev.: v01 Page: 1 of 28 Date: 2025/5/14



Table of Contents

1.	Gener	al Description	3
	1.1	Overview	3
	1.2	Panel drawing	4
	1.3	Interface	5
	1.	3-1 Master FPC Pin Define	6 8
	1.4	EPD Driving Flow Chart	9
	1.5	Overall Waveform	.10
	1.6	SPI Timing Format	
	1.7	Read OTP memory mapping data	.16
2.		on EPD	
3.	EPD ir	nitial	. 19
4.		image data to the EPD	
5.	EPD U	Update command	.23
		off EPD	
Re	vision F	listory	. 27
		of Acronyms	


Rev.: v01 Page: 2 of 28 Date: 2025/5/14



1. General Description

1.1 Overview


The document introduces how to drive the Pervasive Displays 9.7" BWRY EPD. The EPD has embedded the Tcon function. The driver's major control interface is SPI. The host sends the setting commands and the display image to the driver through the SPI bus.



Rev.: v01 Page: 3 of 28 Date: 2025/5/14



1.2 Panel drawing





1.3 Interface

The 9.7" EPD was mounted two source drivers. They are Master and Slave role respectively and share the same SPI with separate CS.

The pin assignment of FPC are as follows, the pitch of FPC is 0.5mm.

1.3-1 Master FPC Pin Define

No.	Signal	Type	Connected to	Function	
1	FSYNC	I/O	Slave FSYNC	Cascade line frame sync	
2	NGDRV	0	Power MOSFET Driver control	This pin is the N-Channel MOSFET Gate Drive Control.	
3	RESE	I	Booster Control Input	This pin is the Current Sense Input for the Control Loop.	
4	INTERNAL_VPP	Р	Master & Slave VPP Pin	MTP power (internal)	
5	VDHR	С	Capacitor	This pin is the VDHR driving voltage. A stabilizing capacitor should be connected between VDHR and GND.	
6	LNSYNC	I/O	Slave LNSYNC pin	Cascade line sync	
7	CLK	I/O	Slave CLK pin	Cascade clock	
8	BS	I	GND	This pin is setting panel interface.	
9	M_BUSY	0	Device Busy Signal	This pin is Busy state output pin of the master chip. When Busy is an active, the operation of the chip should not be interrupted, and Command should not be sent.	
10	RESETB	I	System Reset	This pin is reset signal input. Active Low.	
11	DC	I	VDDIO or GND	This pin is Data/Command control.	
12	M_CSB	I	VDDIO or GND	This pin is the Master chip select.	
13	SCL	I	Data Bus	Serial communication clock input.	
14	SDA	I	Data Bus	Serial communication data input/output.	
1/5	VDDIO	Р	Power Supply	Power for interface logic pins & I/O. It should be connected with VDDIO.	
16	VDD	Р	Power Supply	Power Supply for the chip.	
17	VSS	Р	GND	Ground	
18	VDDL	С	Capacitor	Internal regulator output A capacitor should be connected between VDDL and GND.	

Rev.: v01 Page: 5 of 28 Date: 2025/5/14



No.	Signal	Туре	Connected to	Function
19	VPP	Р	INTERNAL_VPP& Slave VPP	MTP power
20	VDH	С	Capacitor	This pin is the Positive Source driving voltage. A stabilizing capacitor should be connected between VDH and GND.
21	VGH	С	Capacitor	This pin is the Positive Gate driving voltage A stabilizing capacitor should be connected between VGH and GND.
22	VDL	С	Capacitor	This pin is the Negative Source driving voltage. A stabilizing capacitor should be connected between VDL and GND.
23	VGL	С	Capacitor	This pin is the Negative Gate driving voltage. A stabilizing capacitor should be connected between VGL and GND.
24	VCOM	С	Capacitor	This pin is the VCOM driving voltage A stabilizing capacitor should be connected between VCOM and GND.

1.3-2 Slave FPC Pin Define

No.	Signal	Туре	Connected to	Function
1	FSYNC	I/O	Master FSYNC pin	Cascade line frame sync
2	NC	-	-0)-	Not connected
3	NC	-		Not connected
4	NC		-	Not connected
5	VDHR	С	Master VDHR Pin	This pin is the VDHR driving voltage. A stabilizing capacitor should be connected between VDHR and GND.
6	LNSYNC	I/O	Master LNSYNC pin	Cascade line sync
7	CLK	I/O	Master CLK pin	Cascade clock
8	BS	I	GND	This pin is setting panel interface.
9	S_BUSY	0	Device Busy Signal	This pin is Busy state output pin of the slave chip. When Busy is an active, the operation of the chip should not be interrupted, and Command should not be sent.
10	RESETB	I	System Reset	This pin is reset signal input. Active Low.

Rev.: v01 Page: 6 of 28 Date: 2025/5/14



No.	Signal	Туре	Connected to	Function
11	DC	I	VDDIO or GND This pin is Data/Command control.	
12	S_CSB	I	VDDIO or GND This pin is the Slave chip select.	
13	SCL	I	Data Bus Serial communication clock input.	
14	SDA	I	Data Bus	Serial communication data input/output.
15	VDDIO	Р	Power Supply	Power for interface logic pins & I/O. It should be connected with VDDIO.
16	VDD	Р	Power Supply	Power Supply for the chip.
17	VSS	Р	GND Ground	
				Internal regulator output
18	VDDL	С	Master VDDL Pin	A capacitor should be connected between VDDL and GND.
19	VPP	Р	INTERNAL_VPP	MTP power
			13	This pin is the Positive Source driving voltage.
20	VDH	С	Master VDH Pin	A stabilizing capacitor should be connected between VDH and GND.
			N y	This pin is the Positive Gate driving voltage
21	VGH	C	Master VGH Pin	A stabilizing capacitor should be connected between VGH and GND.
	^			This pin is the Negative Source driving voltage.
22	VDL	С	Master VDL Pin	A stabilizing capacitor should be connected between VDL and GND.
	. 4			This pin is the Negative Gate driving voltage.
23	VGL	С	Master VGL Pin	A stabilizing capacitor should be connected between VGL and GND.
4				This pin is the VCOM driving voltage
24	VCOM	С	Master VCOM Pin	A stabilizing capacitor should be connected between VCOM and GND.

Note:


Type: I: Input

O: Output
C: Capacitor
P: Power

Rev.: v01 Page: 7 of 28 Date: 2025/5/14



1.3-3 EPD Reference Circuit




Rev.: v01 Page: 8 of 28 Date: 2025/5/14



1.4 EPD Driving Flow Chart

The flowchart below provides an overview of the necessary actions to update the EPD. The steps below refer to the detailed descriptions in the respective sections.




Rev.: v01 Page: 9 of 28 Date: 2025/5/14



1.5 Overall Waveform

The diagram below provides an overview of signal control during an EPD update cycle.



Rev.: v01 Page: 10 of 28 Date: 2025/5/14



1.6 SPI Timing Format

SPI commands are used to communicate between the MCU and the COG Driver in EPD. The SPI format used differs from the standard. When setting up the SPI timing, Pervasive Displays recommends verifying both the SPI command format and SPI command timing in this section.

- SPI pins description:
 - > SCLK : Serial communication clock.
 - > SDIN : Serial communication data input/output

When sending register index/data, the pin must be an output of the MCU.

When reading data, the pin must be an input of the MCU.

- > D/C#: The pin is used to distinguish between the register index and data
 - L: Register index. H: Data
- ➤ M_CS# : Serial communication master chip select.
- > S_CS# : Serial communication slave chip select.
- Below is a description of the SPI Format:

$$SPI(0xI, 0xD_1, 0xD_2, ..., 0xD_n, csDS)$$

Where:

I is the Register Index and the length is 1 byte

 $D_{1\sim n}$ is the Register Data. The Register Data length is varies.

The csDS indicates this command is delivered to which driver or both.


csMaster : only deliver to Master driver

csSlave : only deliver to Slave driver

csBoth: deliver to both Master and Slave

Rev.: v01 Page: 11 of 28 Date: 2025/5/14






Rev.: v01 Page: 12 of 28 Date: 2025/5/14




• SPI read command signals and flowchart:



Rev.: v01 Page: 13 of 28 Date: 2025/5/14



SPI command timing



AC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Remark
Chip Select Setup Time(Write)	t _{CSSW}	60	-	-	ns	
Chip Select Hold Time(Write)	t _{CSHW}	65	-	-	ns	
Serial Clock Cycle (Write)	t_{SCYCW}	50	-	-	ns	
SCLK "H" Pulse Width (Write)	t_{SHW}	25	-	-	ns	
SCLK "L" Pulse Width (Write)	t_{SLW}	25	-	-	ns	
DC Setup Time(Write)	t_{DCSW}	5	-	-	ns	
DC Hold Time(Write)	t_{DCHW}	5	-	-	ns	
Data Setup Time	t_{SDS}	30	-	-	ns	
Data Hold Time	t_{SDH}	30	-	-	ns	
Chip Select Setup Time(Read)	t _{CSSR}	400	-	-	ns	
Chip Select Hold Time(Read)	t _{CSHR}	150	-	-	ns	
Serial Clock Cycle (Read)	t _{SCYCR}	600	-	-	ns	
SCLK "H" Pulse Width (Read)	t _{SHR}	150	-	-	ns	

Rev.: v01 Page: 14 of 28 Date: 2025/5/14



					Doc. No.
t_{SLR}	400	-	-	ns	
t_{DCSR}	90	-	-	ns	
t_{DCHR}	90	-	-	ns	
t_{ACC}	-	-	200	ns	
	t _{DCSR}	t _{DCSR} 90 t _{DCHR} 90	t _{DCSR} 90 -	t _{DCSR} 90 t _{DCHR} 90	t _{DCSR} 90 ns t _{DCHR} 90 ns

And Senting Confinition of the C

Rev.: v01 Page: 15 of 28 Date: 2025/5/14



1.7 Read OTP memory mapping data

There are two sectors of memory in OTP that was programmed the User-defined data and the EPD initial data. This paragraph is going to describe the data format.

	USER-DATA BANK	ADDRESS	DATA	DESCRIPTION
		0x0000 0x14FF	Pervasive Displays F	Reserves
		0x1500	check code	This check code indicates whether the BANKO is valid. If so, it would be 0xA5
	0	0x1501 0x150F	Pervasive Displays F	Reserves
mory	BANKO	0x1510 0x1544	COG initial data	The data of this sector are the necessary IC initial data. These data need to be read out for IC initialization.
OTP memory		0x1545 0x156F	Pervasive Displays F	Reserves
		0x1570	check code	This check code indicates whether the BANK1 is valid. If so, it would be 0xA5.
	1	0x1571 0x157F	Pervasive Displays F	Reserves
	BANK 1	0x1580 0x15B4	COG initial data	The data of this sector are the necessary IC initial data. These data need to be read out for IC initialization.
		0x15B5 0x15DF	Pervasive Displays F	Reserves

According to the table, there are two memory banks to store two sets of user data. The "check code" is used to determine which bank is enabled. Based on the following procedures for reading the user data, the data from 0x1500 to 0x15DF will be stored to the array $data[0] \sim data[223]$

Please note that all the command examples in this document assume that BANK0 is valid. Once the BANK1 is enabled, the element index of the data[n] would become data[n+0x70] to jump to the BANK1 area.

Rev.: v01 Page: 16 of 28 Date: 2025/5/14




2. Turn on EPD

Turn on EPD processes

Cham		Action / SPI instruction		
Step	Index	Data	Data size	Master/Slave
1	Initial state *1			
2	Turn on EPD's VD	D/VCC *2		_
3	COG reset *3			7

Note:

- 1. Initial state the VCC/VDD, RES#, M_CS#, S_CS#, SDIN, SCLK, BS, D/C# = 0
- 2. In order to the inrush current will cause other issue. It is recommended to add soft-start when VCC/VDD is turned on. (as the circuit below)
- 3. Please refer to next page for details



Rev.: v01 Page: 17 of 28 Date: 2025/5/14



COG reset sequence

COG reset processes

Chair		Action / SPI ins	truction	
Step	Index	Data	Data s	size Master/Slave
1	RES# = 0			
2	Delay 20ms			
3	RES# = 1			
4	Delay 10ms			
5	RES# = 0			. 0
6	Delay 20ms			
7	RES# = 1			
8	Delay 10ms			
9	Waiting for	the BUSY signal to be high level	40	7 7
10	Delay 10ms		. ()	

Rev.: v01 Page: 18 of 28 Date: 2025/5/14



3. EPD initial

EPD initial processes *1

C4	Action / SPI instruction								
Step	Index	Data	Data size	Master/Slave					
1	Read out the	e Chip ID from the 0x70 register to make sure it's right EPE) *2						
2	0x90*3		0	Master					
3	0xA2*4	0x00,0x15,0x00,0x00,0xE0	5	Master					
4	Read out the	e user data from the 0x92 instruction *5		. 62					
5	COG Reset *	6							
6	0xE6	Environment Temperature *7	1	Both					
7	0xE0	0x02	1	Both					
8	0xA5*3		0	Both					
9	Waiting for	the BUSY signal to be high level	• 0						
10	0x01	data[16] *8	1	Both					
11	0x00	data[26,27,28]	3	Both					
12	0x61	data[19,20,21,22]	4	Both					
13	0x00	data[17,18,29]	3	Both					
14	0x06	data[23,24,25]	3	Both					
15	0x03	data[30,31,32]	3	Both					
16	0xE7	data[33]	1	Both					
17	0x65	data[34,35,36,37]	4	Both					
18	0x30	data[38]	1	Both					
19	0x50	data[39]	1	Both					
20	0x60	data[40,41]	2	Both					
21	0xE3	data[42]	1	Both					
22	0xFF	0xA5	1	Both					
23	0xEF	data[43,44,45,46,47,48,49,50]	8	Both					
24	0xDC	data[59]	1	Both					
25	0xDD	data[60]	1	Both					
26	0xDE	data[61]	1	Both					
27	0xE8	data[62]	1	Both					
28	0xDA	data[63]	1	Both					
29	0xFF	0xE3	1	Both					
30	0xE9	0x01	1	Both					

Note:

- 1. Start: Follow the end of the power on sequence
- 2. The 0x70 instruction can read out 2-byte data of the Chip ID that would be {0x0D,0x04}
- 3. This register does not have data, just send the index
- 4. The 0xA2 command was used to assign the start address for reading.
- 5. The first byte of read out is dummy byte. According to the OTP mapping table, the necessary data is from $0x01500 \sim 0x15DF$, so there are 224 bytes data that need to be read out and store these data into the "data" array.
- 6. COG reset: please refer to the Ch.2

Rev.: v01 Page: 19 of 28 Date: 2025/5/14



7. The data is temperature value and unit is degree of Celsius. The highest bit of the data represents positive/negative in temperature.

if it's positive, the data = (temperature value)

if it's negative, the data = (2's complement of temperature value)

example:

temperature value data 25°C 0x19 5°C 0x05 -5°C 0xFB

8. The command is with 1-byte data that would be read out from **0x1510** of OTP memory, which is equivalent to data[16]

Rev.: v01 Page: 20 of 28 Date: 2025/5/14




4. Input image data to the EPD

This section describes how to send image data into COG which will be displayed on the display. The register index of the image buffer is 0x10.

There is 2-bit data per pixel to define 4 colors. (e.g. the first byte represents the $1^{st} \sim 4^{th}$ pixels of the first line, the second byte represents the $5^{th} \sim 8^{th}$ pixels of the first line, and so on).

Data Byte	bit[7:6]	bit[5:4]	bit[3:2]	bit[1:0]
Pixel	pixel[n]	pixel[n+1]	pixel[n+2]	pixel[n+3]



Master Image data input sequence:

Line001:(1,1)>(2,1)>...>(480,1)

Line002:(1,2)>(2,2)>...>(480,2)

:

:

:

Line672:.....(480,672)

Slave Image data input sequence:

Line001:(481,1)>(482,1)>...>(960,1)

Line002:(481,2)>(482,2)>...>(960,2)

:

Line672:....(960,672)

Frame data : 2 x 960 x 672 = 1,290,240 bits = 161,280 Bytes

Rev.: v01 Page: 21 of 28 Date: 2025/5/14



The color definition of the image data is as follows,

data	color
00	black
01	white
10	Yellow
11	Red

Rev.: v01 Page: 22 of 28 Date: 2025/5/14



5. EPD Update command

Update command *1

Cton	Action / SPI instruction			
Step	Index	Data	Data size	Master/Slave
1	0x04*2		0	Both
2	Waiting for the BUSY signal to be high level			
3	0x12	0×00	1	Both
4	Waiting for the BUSY signal to be high level			

Note:

- 1. Start: Follow the end of the power on sequence
- 2. This register does not have data, just send the index

Rev.: v01 Page: 23 of 28 Date: 2025/5/14



6. Turn off EPD

EPD off processes *1

Chara	Action / SPI instruction					
Step	Index	Data	a	Data size	Master/Slave	
1	0x02(POFF)	0x00		1	Both	
2	Waiting for the BUSY signal to be high level					
3	0x00	0x07,0x2B,0x01		3	Both	
4	delay 400 ms					
5	0xFF	0xA5		1	Both	
6	0xEE	0xA0,0x1E		2	Both	
7	delay 4ms					
8	0xEE	E 0x00,0x00 2 Both				
9	delay 3ms					
10	0xFF	0xE3	C. ^	1	Both	
11	delay 6 sec.					
12	clear all IOs to low level*2					
13	delay 200ms					
14	Cut Vdd/Vcc off					
15	delay 120ms					

Note:


- 1. Follow the end of the EPD update command sequence
- 2. Set M CS#, S CS#, D/C, SDIN, SCLK, RESET to LOW level

Rev.: v01 Page: 24 of 28 Date: 2025/5/14



The power-off timing diagram is like the diagram below.

t1: more than 400ms.t2: more than 6 secondt3: more than 200mst4: more than 120ms



Rev.: v01 Page: 25 of 28 Date: 2025/5/14



Copyright

Pervasive Displays Incorporated All rights reserved.

This document is the exclusive property of Pervasive Displays Inc. (PDI) and shall not be reproduced or copied or transformed to any other format without prior permission of Pervasive Displays. (Pervasive Displays Confidential)

本資料為龍亭新技股份有限公司專有之財產,非經許可,不得複製、翻印或轉變成其他形式使用。

龍亭新技股份有限公司 Pervasive Displays Inc.

4F, No. 28, Chuangye Rd., Tainan Science Park, Tainan City 74144, Taiwan (R.O.C.)

Tel: +886-6-279-5399

http://www.pervasivedisplays.com

Rev.: v01 Page: 26 of 28 Date: 2025/5/14



Revision History

Version	Date	Page (New)	Section	Description
v01	2025/5/14			Initial version
				X

Rev.: v01 Page: 27 of 28 Date: 2025/5/14



Glossary of Acronyms

EPD Electrophoretic Display (e-Paper Display)

EPD Panel EPD

TCon Timing Controller

FPL Front Plane Laminate (e-Paper Film)

SPI Serial Peripheral Interface

COG Chip on Glass

PDI, PDi Pervasive Displays Incorporated

Rev.: v01 Page: 28 of 28 Date: 2025/5/14